Dynamic Partial Self-Reconfiguration on Spartan-III FPGAs via a Parallel Configuration Access Port (PCAP)
نویسندگان
چکیده
This paper presents an alternative approach for dynamic partial self-reconfiguration that enables a Field Programmable Gate Array (FPGA) to reconfigure itself dynamically and partially through a parallel configuration access port (PCAP) under the control of the stand alone PCAP core within the FPGA instead of using an embedded processor. The reconfiguration process is accomplished without an internal configuration access port(ICAP), which should be used either with MicroBlaze soft core or with PowerPC hard core using HWICAP core for the OnChip Peripheral Bus (OPB)[6]. However, the stand alone PCAP core needs neither HWICAP core nor the OPB bus interface. The PCAP core needs only 324 slices, which is approximately 16% of a Spartan3S200 FPGA. The dynamic partial self-reconfiguration via PCAP core works up to 50Mbyte/s. This approach has been implemented on a pure Spartan-3 FPGA from Xilinx, but it can also be used for any other FPGA architectures, such as Virtex-II(Pro), Virtex-4, Virtex-5, etc.
منابع مشابه
Exploitation of Run-Time Partial Reconfiguration for Dynamic Power Management in Xilinx Spartan III-based Systems
Reconfigurable architectures such as FPGAs are a key technology for implementing self-adaptive and flexible systems, since the possibility for dynamic and partial hardware reconfiguration offers a higher degree of freedom in the resource allocation. However, for many applications, modern reconfigurable architectures cause too high power consumption. For this reason, FPGAs are typically used in ...
متن کاملPartial bitstream protection for low-cost FPGAs with physical unclonable function, obfuscation, and dynamic partial self reconfiguration
This paper proposes a techniquebased onPhysicalUnclonable Functions (PUFs), obfuscation, and Dynamic Partial Self Reconfiguration (DPSR) to protect partial FPGA configuration bitstreams from cloning and reverse engineering. With the aid of this technique, we are able to do the equivalent of partial bitstream encryption on low-cost FPGAs, which is only featured on high-end FPGAs. Low-cost FPGAs ...
متن کاملSelf-Reconfiguration of Embedded Systems Mapped on Spartan-3
This paper describes the architecture and design flow of a self-reconfigurable embedded system, mapped on Spartan-3 low-cost FPGA. The proposed design flow combines EDK and ISE software along with an ownmade tool, in order to create a self-reconfigurable system able to map a reconfigurable OPB coprocessor. A fixed area of the FPGA is reserved to accommodate a set of coprocessors whose execution...
متن کاملFIELD PROGRAMMABLE LOGIC AND APPLICATIONS Modular dynamic reconfiguration in Virtex FPGAs
Modular systems implemented on field-programmable gate arrays (FPGAs) can benefit from being able to load and unload modules at run-time, a concept that is of much interest in the research community. Although dynamic partial reconfiguration is possible in Virtex and Spartan series FPGAs, the configuration architecture of these devices is not amenable to modular reconfiguration, a limitation whi...
متن کاملInternal dynamic partial reconfiguration for real time signal processing on FPGA
Few FPGAs support creation of partially reconfigurable systems when compared to traditional systems based on total reconfiguration. This allows dynamic change of the functionalities hosted on the device when needed and while the rest of the system continues its working. Runtime partial reconfiguration of FPGA is an attractive feature which offers countless benefits across multiple industries. X...
متن کامل